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(57) ABSTRACT 
A vertical III-V nanowire Field-Effect Transistor (FET). The 
FET includes multiple nanowires or nanopillars directly con 
nected to a drain contact, where each of the nanopillars 
includes a channel of undoped III-V semiconductor material. 
The FET further includes a gate dielectric layer surrounding 
the plurality of nanopillars and a gate contact disposed on a 
gate metal which is connected to the gate dielectric layer. 
Additionally, the FET includes a substrate of doped III-V 
semiconductor material connected to the nanopillars via a 
layer of doped III-V semiconductor material. In addition, the 
FET contains a source contact directly connected to the bot 
tom of the Substrate. By having Such a structure, electrostatic 
control and integration density is improved. Furthermore, by 
using III-V materials as opposed to silicon, the current drive 
capacity is improved. Additionally, the FET is fabricated 
using nanosphere lithography which is less costly than the 
conventional photo lithography process. 
10 Claims, 7 Drawing Sheets 
to 
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1. 
VERTICAL III-V NANOWIRE FIELD-EFFECT 
TRANSISTORUSING NANOSPHERE 
LTHOGRAPHY 
TECHNICAL FIELD 5 
The present invention relates generally to Complementary 
Metal-Oxide-Semiconductor (CMOS) devices, and more 
particularly to a vertical III-V nanowire Field-Effect Transis 
tor (FET) that uses nanosphere lithography in fabricating 10 
Such a device, where such a structure and process improve 
electron mobility and electrostatic control as well as increase 




Complementary Metal-Oxide-Semiconductor (CMOS) 
devices are being scaled down aggressively in each technol 
ogy generation to achieve higher integration density. How- 20 
ever, the Scaling of CMOS devices is approaching its physical 
limitations. For example, one significant factor limiting MOS 
Scaling is off-state power consumption. Within digital logic, 
the sources that contribute to off-state power consumption 
include junction leakage, gate induced drain leakage, Sub- 25 
threshold channel current, and gate tunnel currents. These 
become increasingly significant as the dimensions decrease. 
For instance, when the length of the channel (the channel can 
be visualized as the “stream” through which charges (e.g., 
electrons, holes) flow from the source to the drain of the 30 
transistor) in the CMOS device becomes so short, such as on 
the order of 20 nm, the transistor is unable to be turned off 
because of undesirable leakage current between the source 
and the drain. As a result, new materials and device structures 
are needed to enable further performance improvements. 35 
BRIEF SUMMARY 
In one embodiment of the present invention, a semicon 
ductor device comprises a drain contact. The semiconductor 40 
device further comprises a plurality of nanopillars directly 
connected to the drain contact, where each of the plurality of 
nanopillars comprises a channel of the semiconductor device. 
Furthermore, each of the plurality of channels comprises 
undoped III-V semiconductor material. The semiconductor 45 
device additionally comprises a gate dielectric layer Sur 
rounding the plurality of nanopillars. Additionally, the semi 
conductor device comprises a gate contact connected to a gate 
metal layer which is connected to the gate dielectric layer. The 
semiconductor device further comprises a Substrate con- 50 
nected to the plurality of nanopillars via a first layer of doped 
III-V semiconductor material, where the gate metal layer is 
isolated from the first layer of doped III-V semiconductor 
material by the gate dielectric layer. In addition, the semicon 
ductor device comprises a source contact directly connected 55 
to the substrate. 
In another embodiment of the present invention, a method 
for fabricating a vertical III-V nanowire field-effect transistor 
comprises depositing a first layer of doped III-V semiconduc 
tor material on a substrate of III-V semiconductor material. 60 
The method further comprises depositing a layer of undoped 
III-V semiconductor material on top of the first layer of doped 
III-V semiconductor material. Additionally, the method com 
prises depositing a second layer of doped III-V semiconduc 
tor material on top of the layer of undoped III-V semiconduc- 65 
tor material. Furthermore, the method comprises growing a 
first dielectric layer on top of the second layer of doped III-V 
2 
semiconductor material. The method additionally comprises 
depositing self-assembled monolayers of nanospheres on the 
first dielectric layer. In addition, the method comprises form 
ing nanopillars using the nanospheres as a mask and the first 
dielectric layer as a hard mask to etch the second layer of 
doped III-V semiconductor material and the layer of undoped 
III-V semiconductor material using nanosphere lithography. 
The foregoing has outlined rather generally the features 
and technical advantages of one or more embodiments of the 
present invention in order that the detailed description of the 
present invention that follows may be better understood. 
Additional features and advantages of the present invention 
will be described hereinafter which may form the subject of 
the claims of the present invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
A better understanding of the present invention can be 
obtained when the following detailed description is consid 
ered in conjunction with the following drawings, in which: 
FIGS. 1A-1B are a flowchart of a method for fabricating a 
vertical III-V nanowire Field-Effect Transistor (FET) using 
nanosphere lithography in accordance with an embodiment 
of the present invention; and 
FIGS. 2A-2I depict cross-sectional views of the FET dur 
ing the fabrication steps described in FIG. 1 in accordance 
with an embodiment of the present invention. 
DETAILED DESCRIPTION 
As discussed in the Background section, Complementary 
Metal-Oxide-Semiconductor (CMOS) devices are being 
scaled down aggressively in each technology generation to 
achieve higher integration density. However, the scaling of 
CMOS devices is approaching its physical limitations. For 
example, one significant factor limiting MOS Scaling is off 
state power consumption. Within digital logic, the Sources 
that contribute to off-state power consumption include junc 
tion leakage, gate induced drain leakage, Subthreshold chan 
nel current, and gate tunnel currents. These become increas 
ingly significant as the dimensions decrease. For instance, 
when the length of the channel in the CMOS device becomes 
so short, such as on the order of 20 nm, the transistor is unable 
to be turned off because of undesirable leakage current 
between the source and the drain. The channel can be visual 
ized as the “stream” through which electrons or holes flow 
from the source to the drain of the n-channel and p-channel 
transistor, respectively. As a result, new materials and device 
structures are needed to enable further performance improve 
mentS. 
The principles of the present invention provide a process 
and structure for a novel vertical III-V nanowire Field-Effect 
Transistor (FET) that uses nanosphere lithography in fabri 
cating Such a device that results in improving the electron 
mobility and electrostatic control as well as increasing the 
integration density and reducing the power consumption and 
cost of fabrication as discussed below in connection with 
FIGS. 1A-1B and 2A-2I. FIGS 1A-1B are a flowchart of a 
method for fabricating such a vertical III-V nanowire FET. 
FIGS. 2A-2I depict the cross-sectional views of the vertical 
III-V nanowire FET during the fabrication steps described in 
FIG 1. 
Referring to FIGS. 1A-1B, FIGS. 1A-1B area flowchart of 
a method 100 for fabricating a vertical III-V nanowire FET 
using nanosphere lithography in accordance with an embodi 
ment of the present invention. FIGS. 1A-1B will be discussed 
in conjunction with FIGS. 2A-2I, which depict the cross 
US 9,209,271 B1 
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sectional views of FET 200 during the fabrication steps 
described in FIGS. 1A-1B inaccordance with an embodiment 
of the present invention. 
Referring now to FIG. 1A, in conjunction with FIGS. 
2A-2C, in step 101, a first layer 202 of doped III-V semicon 
ductor material (e.g., indium gallium arsenide (InGaAs)) is 
deposited on top of substrate 201 of doped III-V semiconduc 
tor material (e.g., indium phosphide (InP)) as illustrated in 
FIG. 2A. In one embodiment, layer 202 is heavily doped for 
n-type doping (e.g., n+InGaAs). In one embodiment, Sub 
strate 201 is heavily doped for n-type doping (e.g., n+InP). 
In step 102, a layer of undoped III-V semiconductor mate 
rial 203 (e.g., InGaAs) is deposited on top of layer 202 as 
shown in FIG. 2A. In one embodiment, layer 203 corresponds 
to the material that will form the multiple vertical channels 
used in a bundle of nanowires or “nanopillars' as discussed 
further below. The vertical length (i.e., the thickness) of layer 
203 determines the length of these channels. By using III-V 
semiconductor material for the channels, electron mobility is 
improved in comparison to using silicon. 
In step 103, a second layer of doped III-V semiconductor 
material 204 (e.g., indium gallium arsenide (InGaAs)) is 
deposited on top of layer 203 as shown in FIG. 2A. In one 
embodiment, layer 204 is heavily doped for n-type doping 
(e.g., n+InGaAs). 
In step 104, a dielectric layer 205, functioning as a “hard 
mask material. Such as silicon dioxide, is grown on the 
surface of layer 204 as shown in FIG.2A. As will be discussed 
below, a pattern of nanospheres will be transferred to dielec 
tric layer 205 which will be used as a “hard' mask to form 
nanopillars. 
In step 105, self-assembled monolayers of nanospheres 
206A-206C (e.g., spheres of polystyrene) are deposited on 
layer 205 using nanosphere lithography, where nanospheres 
206A-206C are used as masks as shown in FIG. 2A. By using 
nanosphere lithography, as opposed to conventional photo 
lithography, the mask of conventional photo lithography is no 
longer needed thereby reducing the cost in fabricating semi 
conductor device 200. Nanospheres 206A-206C may collec 
tively or individually be referred to as nanospheres 206 or 
nanosphere 206, respectively. While FIG. 2A illustrates the 
use of three nanospheres 206 to form three nanopillars (as 
discussed below), the principles of the present invention are 
not to be limited to forming any particular number of nano 
pillars. The diameter of the nanospheres 206 may then be 
further controlled via oxidation (e.g., oxygen plasma). 
In step 106, nanospheres 206 are then used as a mask and 
dielectric layer 205 is used as a hard mask to etch layers 
204-205 in a manner to form abundle of nanowires or "nano 
pillars' 207A-207C as shown in FIG.2B. Nanopillars 207A 
207C may collectively or individually be referred to as nano 
pillars 207 or nanopillar 207, respectively. In one 
embodiment, a dry etch is used to form nanopillars 207. The 
perimeter of nanopillars 207 controls the diameter of the 
channels 203 of nanopillars 207. In one embodiment, the 
diameter of channels 203 in nanopillars 207 is approximately 
150 nm. In one embodiment, the length (i.e., the vertical 
thickness) of channels 203 in nanopillars 207 is between 50 
nm and 200 nm. 
In step 107, nanospheres 206 and dielectric layer 205 are 
dry etched to remove nanospheres 206 and dielectric layer 
205 as illustrated in FIG. 2C. In step 108, a dielectric layer 
208 (e.g., aluminum oxide (AlO) or hafnium oxide (H?O)) 
is deposited over nanopillars 207 and the remaining portion of 
layer 202 that is exposed (exposed following the dry etch of 
step 107) followed by depositing gate metal 209 (e.g., tita 














FIG. 2C. In one embodiment, dielectric layer 208 is deposited 
using atomic layer deposition. In one embodiment, dielectric 
layer 208 serves as the gate dielectric layer for transistor 200. 
In one embodiment, gate metal 209 is isolated from the first 
layer 202 of doped III-V semiconductor material by gate 
dielectric layer 208 as shown in FIG. 2C. 
In step 109, a further dielectric layer 210 is deposited over 
gate metal 209 as illustrated in FIG. 2C. 
Referring now to FIG. 1B, in conjunction with FIGS. 
2D-2I. In step 110, dielectric layer 210 is etched to expose 
gate metal 209 over nanopillars 207 as shown in FIG. 2D. 
In step 111, a portion of gate metal 209 and a portion of 
dielectric layer 208 are etched to expose the top portion of 
nanopillars 207 as shown in FIG. 2E. 
In step 112, the remaining portion of dielectric layer 210 is 
removed to expose a portion of gate metal 209 and dielectric 
layer 211 is deposited over the exposed nanopillars 207 and 
the exposed gate metal 209 as shown in FIG. 2F. 
In step 113, a photoresist layer 212 is deposited and pat 
terned over dielectric layer 211 in a manner as shown in FIG. 
2F. In one embodiment, photoresist layer 212 is patterned by 
lithography to open the drain area. 
In step 114, dielectric layer 211 is etched according to the 
pattern in photoresist layer 212 in order to form the drain 
contact 213 as shown in FIG.2G. Drain contact 213 is directly 
connected to nanopillars 207. In one embodiment, photoresist 
layer 212 is removed, as shown in FIG. 2G, using the lift-off 
process. 
In step 115, a portion of dielectric layer 211 is patterned 
and etched away to form the gate contact 214 as shown in FIG. 
2H. Gate contact 214 is connected to gate dielectric layer 208, 
which surrounds nanopillars 207 as shown in FIG. 2H. 
In step 116, a source contact 215 is added to the bottom of 
substrate 201 as shown in FIG. 2I. 
In some implementations, method 100 may include other 
and/or additional steps that, for clarity, are not depicted. Fur 
ther, in some implementations, method 100 may be executed 
in a different order presented and that the order presented in 
the discussion of FIGS. 1A-1B is illustrative. Additionally, in 
Some implementations, certain steps in method 100 may be 
executed in a Substantially simultaneous manner or may be 
omitted. 
As a result of fabricating a FET using III-V materials as 
opposed to silicon, the electrons possess lower effective mass 
and higher mobility thereby improving current drive capacity. 
Furthermore, since the FET of the present invention utilizes 
nanowires (nanopillars). Such a structure (as opposed to pla 
nar devices) improves electrostatic control due to improved 
gate coupling which helps to reduce standby power consump 
tion. Additionally, the vertical nanowire (nanopillar) struc 
ture of the present invention also increases the integration 
density. Also, as discussed above, the FET of the present 
invention is fabricated using nanosphere lithography which is 
a less costly than using the conventional photolithography 
process since the mask of the conventional photo lithography 
is no longer needed and costly convention photolithography 
techniques (e.g., electron beam lithography) are not used. 
The descriptions of the various embodiments of the present 
invention have been presented for purposes of illustration, but 
are not intended to be exhaustive or limited to the embodi 
ments disclosed. Many modifications and variations will be 
apparent to those of ordinary skill in the art without departing 
from the scope and spirit of the described embodiments. The 
terminology used herein was chosen to best explain the prin 
ciples of the embodiments, the practical application or tech 
nical improvement over technologies found in the market 
US 9,209,271 B1 
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place, or to enable others of ordinary skill in the art to 
understand the embodiments disclosed herein. 
The invention claimed is: 
1. A method for fabricating a vertical III-V nanowire field 
effect transistor, the method comprising: 
depositing a first layer of doped III-V semiconductor mate 
rial on a substrate of III-V semiconductor material; 
depositing a layer of undoped III-V semiconductor mate 
rial on top of said first layer of doped III-V semiconduc 
tor material; 
depositing a second layer of doped III-V semiconductor 
material on top of said layer of undoped III-V semicon 
ductor material; 
growing a first dielectric layer on top of said second layer 
of doped III-V semiconductor material; 
depositing self-assembled monolayers of nanospheres on 
said first dielectric layer; and 
forming nanopillars using said nanospheres as a mask and 
said first dielectric layer as a hard mask to etch said 
second layer of doped III-V semiconductor material and 
said layer of undoped III-V semiconductor material 
using nanosphere lithography. 
2. The method as recited in claim 1, wherein said first 
dielectric layer comprises silicon dioxide. 
3. The method as recited in claim 1, wherein a diameter of 
said nanospheres is controlled via oxygen plasma. 
4. The method as recited in claim 1 further comprising: 
dry etching said nanospheres and said first dielectric layer 






5. The method as recited in claim 4 further comprising: 
depositing a second dielectric layer over said nanopillars 
and a remaining portion of said first layer of doped III-V 
semiconductor material that is exposed following said 
dry etching. 
6. The method as recited in claim 5 further comprising: 
depositing a gate metal over said second dielectric layer; 
and 
depositing a third dielectric layer over said gate metal. 
7. The method as recited in claim 6 further comprising: 
etching said third dielectric layer to expose said gate metal; 
and 
etching a portion of said gate metal and a portion of said 
second dielectric layer to expose a top portion of said 
nanopillars. 
8. The method as recited in claim 7 further comprising: 
removing a remaining portion of said third dielectric layer 
to expose a portion of said gate metal; 
depositing a fourth dielectric layer over said exposed nano 
pillars and said exposed gate metal; and 
depositing a photoresist layer over a portion of said fourth 
dielectric layer. 
9. The method as recited in claim 8 further comprising: 
etching said fourth dielectric layer according to a pattern in 
said photoresist layer in order to form a drain contact; 
and 
etching a portion of said fourth dielectric layer to form a 
gate contact. 
10. The method as recited in claim 9 further comprising: 
adding a source contact to a bottom of said Substrate. 
k k k k k 
